The testing and verification technology for system HDL models, focused to the significant improvement of the quality of design components for digital systems on chips and reduction the development time (time-to-market) by using the simulation environment, testable analysis of the logical structure HDL-program and the optimal placement of assertion engine is proposed.
Introduction:
The novel testing and verification technology for system HDL models allows searching for errors in the HDL-code with a given thoroughness for an acceptable time by means of the introduction assertion redundancy to the critical points of the software model, which are defined by the synthesized logic functions of the testability. The controllability and observability criteria, used in hardware design and test, are applied to estimate the quality of software code in order to improve it and effective diagnose semantic errors. The objective is improvement of the testing and verification technology for digital systems to diagnose and correct of errors for HDL-models by sharing of the assertion engine and testable design technologies. The research tasks: 1. Assertions based verification and testing environment for system HDL-model. 2. Development of testability evaluation metrics on the basis of new logic testability function. 3. Application of a technological assertion model to verify an IPcore filter on the basis of discrete cosine transform. 4 . Practical results and directions for further research. The research sources: 1. Technologies and tools of test and testbench creation are represented in the papers [1] [2] [3] . 2. Models and methods for verification of the system models on the basis of assertions are described in [4] [5] [6] [7] . Testable software design uses the IEEE standards [8] [9] [10] , as well as innovative solutions to verify and testability analysis for the system HDL-models [11] [12] [13] [14] [15] [16] [17] [18] .
Infrastructure of Design Verification
The verification model can be represented as a generalized equation for fault detection L S T   at the system level or more detail in the components: 
, where B is the boundary scan register defined by the IEEE 1500 standard and used as a complement of the model to obtain the desired diagnosis thoroughness. At that h s L , L are lists of errors and faults, obtained on the stages of design verification and product testing. Verification and testing strategies have different models of technology application, focused to reduction of time-to-market. The iterative verification process seeks to correct the errors of system level HDL-model, obtained from the project specification (Fig. 1) . The end result is a netlist or debugged HDL-model of register level. The subsequent iterative process is synthesis and implementation of a design in silicon chip. Here the testing checks the correction of hardware implementation for HDL-model to the register or gate level in an FPGA. For ASICs such technology would not be practical because the reprogramming of errors would cost up to one million dollars.
Figure (1): Strategy of project designing
Taking into account the definitions and explanations model of the environment or macroprocess of verification for software stage of a project is focused to reduce the time of product creation and increase the yield for the use of code redundancy in the form of assertion engine and use testbench in conjunction with the metrics for determining the quality of the test or the functional completeness. Testing and verification infrastructure for HDL-model is shown in Fig. 2 , where the specification of a design described in the formal high-level programming language, is the initial information for the follows: creation of the metrics for the estimation of test quality as functional coverage, HDL-model of a design, testbench, assertion structure that is complement to the basic model (it is necessary to accelerate testing and debugging of a design). The verification environment is presented by simulation system (for instance, Questa, Mentor Graphics), test system (Testbench), assertion engine and system code of the model by using languages VHDL, Verilog, System Verilog. Testbench sets input stimuli and reference responses for them, defined in the HDL-languages, focused to functionality check (variables, functions, sequences), parameters of which are defined in a functional bin. Assertion engine is model redundancy, complementary testbench to verify the time internal design status, represented by input-output assertions and designed to accelerate the testing, verification, diagnosis and correction of design errors in the system code. Assertions can be generated not only by specification, but also by HDL-model, removing the unnecessary construction, and the rest need to be modified to the assertion form. At the same time there is the probability of software error recurrence in an assertion, which will not be identified in the simulation. 
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Figure (2): Design verification environment
A simplified interaction structure for the assertion engine and other components of the verification and diagnosis environment is presented in Fig. 3 . Testbench is a reference model of design object in the form of input and output responses. Often, already proven and accessible model of another company, which is checked on the Model Under Verification (MUV), is used instead of testbench. In this case, a generator of input sequences or testbench without output responses is required. Assertion Engine is a superstructure for the modules Testbench and MUV and it is designed to compare the simulation results in order to create a binary output response vector (assertion state vector):
Figure (3): Assertion utilize technology for design verification
Sequence of operations for creation the verification environment is interesting. Here sole argument is a design specification; all other is derivative from it. The interconnection structure for the design and diagnosis with subsequent correction of errors in the HDL-code is shown in Fig. 4 . 
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Here, the expression 6 defines the conditions of test confidence for functional bin concerning the specification. Line 7 defines the function of determination the design errors in the transition from the system level to register one, using all attributes of verification infrastructure. The function 8 regulates the detection of faults in operation stage of digital system-on-a-chip. The assertion redundancy is a function of critical points of HDL-model, the maximum number of which may be equal to the number of time frames for functional components identified by the specification. A priori, the coordinates of the assertion vector are assigned the value X. Then the critical coordinates are identified, a number of which would be sufficient to carry out a verification experiment in the search for faulty software blocks with specified diagnosis thoroughness. These coordinates are identified by the unities. In the process of simulation vector coordinates are modified to reduce the unities. Each coordinate of the vector A is in compliance with a list of all nodes-ancestors of software transaction graph. The reachability matrix of a transaction graph or lists of nodes-ancestors correspond to the vector coordinates. For the actual binary state the elements of the vector A unconditional diagnosis procedure is performed for the list L to diagnose faulty software blocks d (A), defined by the following expressions [18] 
The system of equations is to search for single and multiple errors by using the assertion state vector. The length of assertion vector is equal to the number of nodes in a graph or the number of program blocks in the functional-logical structure of HDL-code. Vector model for verification environment is presented below: 
In the simulation the comparison of responses for testbench and HDL-model is carried out; it forms the coordinate states of assertion vector.
Then, essential (0,1)-coordinates of an assertion vector mask a reachability matrix for obtaining a list of program blocks with errors by performing one of the procedures set out in (2).
Testability analysis for software HDL-models
Substantial redundancy of the HDL-model assumes its efficient use in order to improve testability of structure for designed code. Existing standards for hardware testable design can be adapted to verify the HDL-code of system and register software models. 
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Controllability and observability is the metrics for testability estimation not interconnections, but components of HDL-code, such as: registers, counters, memory or arrays, input-output buses, vectors, logical or arithmetic variables.
These characteristics have a functional dependence on the structural granularity of a component (relative to the inputs) or the length of conjunctive term - 
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This testability criterion can also be used to estimate the quality of the control flow graph for computational processes. Only the statement nodes, loaded with the input conditions, as well as the node position relative to the beginning or the end of control circuit are considered. The position of the statement node is correlated with control cycle of computational process. Number of conditions for the execution of an operation set at each node, joint by operation Or, increases the testability of a graph in controllability. Similarly the observability is determined, on which affect not only the structural granularity, but the power of conditions, created by the functional operations And, Or. The testability of a node for oriented graph may be described by logical function, defined as a conjunctive normal form CNF. At that the testability (controllability and observability) will be determined by Quine estimation of CNF computational complexity. In general, the logic functions of controllability and observability for current node of the transaction graph are determined by conjunction of the disjunctive terms -the first line of (5): 
Here the controllability is a condition for the reachability of a node -the structural granularity from the inputs (outputs).
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The interesting solution when the controllability and observability for the current node of transaction graph is determined on the basis of the logical functions of the observability and controllability ( i i N , U ) and the integral testability estimation (Q), when using the apparatus -the algebraic form of graph representation [18] . The formulas for calculating these criteria are the following: 
Verification of DCT IP-core, Xilinx
The proposed verification models for software HDL-code are tested on a real project Xilinx IP-core in order to determine the presence of errors. In accordance with the rules of testability analysis described above, the transaction graph is designed presented in Fig. 5 2  15  2  14  2  13  4  12  4  24  2  25  2  22  2  27  12  28  4  24  2  25  2  22  2  27  12  28  1  6  1  5  4  24  2  25  2  22  2  27  12 T  T  T  T  T  T  T  T  T  T  T  T  T  T  T  T  T  ) 
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The result of calculating the controllability, observability and testability for the graph (Fig. 5) is shown in Fig. 6 . 
